

Novel Configuration of Multilevel Inverter by Reduction in DC Sources

D.Vannurappa
Assistant Professor
EEE Department
G.Pulla Reddy Engineering
College(Autonomous)
Kurnool,A.P,India.
vannurbasha@gmail.com

Dr.Besta Hari Prasad
Associate Professor
EEE Department
P.V.K.K. Institute of
Technology(Autonomous),
Anantapur , A.P,India
hariprasad.eee@ieee.org

M A Nabi
Assistant Professor
EEE Department
G Pullaiah College of Engineering and
Technology,
Kurnool,A.P,India.
nabiakthar@gmail.com

Dr.Sambugari Anil Kumar
Assistant Professor,
EEE Department
G.Pulla Reddy Engineering
College(Autonomous),
Kurnool, Andhra Pradesh, India.
sanil.0202@gmail.com

Dr. M. Yerri Veeresh
Assistant Professor
EEE Department
Santhiram Engineering College,
Nandyal.,A.P,India.
saiveerushamu8@gmail.com

Abstract – Inverters are widely employed in numerous contexts, including both home and industrial settings globally. Nevertheless, large harmonics in the inverter's output cause problems for ordinary inverters. Because of these benefits, multilayer inverters are becoming more and more common and are utilised in place of regular inverters. Many configurations are in place, but more DC sources are needed for them. This research study introduces a novel configuration of multilayer topology with fewer dc sources. The primary goal of this work is to suggest a unique topology with fewer dc-sources than the multilevel inverter design that is already in use. In this research, a novel technique called new pulse width modulation (NPWM) is devised to generate pulses for switches that are utilized in the suggested multilevel inverter arrangement. This document also presents the suggested inverter's detailed operation. This study develops a Hardware-in-the-Loop (HIL) system using OPAL-RT modules.

Keywords – Multilevel Inverter, Reduced voltage Sources, pulse width modulation (PWM) technique.

1. INTRODUCTION

Using of power electronic devices is going rapidly day by day. Among many devices designed with the help of power electronic switches, inverter is mostly used to fulfil many objectives. Normal inverters produces only square wave type output where multilevel inverters can able to produce output near to sinusoidal with fewer harmonics. Many scholars implemented many configurations of multilevel inverters. Recently few configurations are developed with less number of switches. However, till more number of dc- sources in multilevel inverters are required.

More number of dc sources suffering from many issues. Hence a new configuration must be developed which

consists of less number of dc source a well as switches. Hence this kind of configuration can be used in renewable energy sources models, electric vehicles, medium power drives etc. Applications of multilevel converters are implemented by many scholars recently where few of them presented here. A novel control of multilevel inverter is implemented by authors in [1] and also the importance of multilevel inverter. Authors in [2] developed a controller on multilevel inverter for the application of electric vehicle. A novel controller is implemented in a distribution system to integrate multiple renewable energy sources by authors in [3]. A MPPT algorithm is implemented for a power supply system powered from PV by authors in [4]. Various strategies, including capacitor placement and distributed generation (DG) integration, have been explored to enhance system efficiency [5]. The revised multilevel inverter architecture decreases the quantity of DC sources by using two sources in fundamental units for both symmetrical and asymmetrical configurations, resulting in fewer components, less power loss, and improved inverter efficiency relative to contemporary systems [6].

Voltage dip mitigation in distribution systems can be effectively achieved through the implementation of Distribution Static Synchronous Compensators (D-STATCOM). This technology enhances power quality by providing reactive power support, thereby stabilizing voltage levels and reducing losses in the system [7]. The suggested multilevel inverter design employs a single-phase H-bridge module with sub-switch technology, markedly decreasing the number of necessary DC sources while attaining 29 voltage levels, hence enhancing efficiency, diminishing complexity, and lowering total costs [8]. The new technique for cascaded H-bridge multilevel inverters (CHB-MLI) minimizes switch losses and increases

efficiency by choosing voltage levels with changeable DC sources in the best possible way. This improves output voltage quality and lowers total harmonic distortion (THD) [9-10]. The suggested multilevel inverter design decreases the quantity of DC sources by using capacitors for voltage division, so substantially reducing the number of switches and sources relative to earlier designs, hence improving efficiency and performance in single-phase applications [11-12]. The suggested multilayer inverter design improves voltage levels by integrating one additional switch, enabling two more output levels without augmenting the number of DC sources. This yields a more efficient setup with a reduced number of switches relative to conventional systems [13]. The suggested multilayer inverter design improves voltage levels by integrating one additional switch, enabling two more output levels without augmenting the number of DC sources. This yields a more efficient setup with a reduced number of switches relative to conventional systems [14]. The suggested sub-multilevel inverter configuration decreases the quantity of DC voltage sources while preserving elevated output levels. It employs an innovative submodule architecture that incorporates fewer power electronic components, hence improving efficiency and reducing conduction and switching losses [15]. The suggested multilayer inverter configuration minimizes the quantity of dc-link sources while attaining 9 to 17 output voltage levels. This topology improves efficiency by reducing the number of switches and lowering voltage needs relative to current multilayer inverter systems [16]. The paper introduces a multi-level symmetric inverter design that eliminates DC sources and switching devices, lowering voltage drop (V_{stress}) and Total Harmonic Distortion (THD) and improving efficiency [17]. This multilayer inverter layout eliminates switches and allows symmetrical and asymmetrical operation [18]. A novel method of DC-DC converter proposed in [19-20].

This paper includes new configuration with a less numbers of components as well as dc sources. A new method for triggering the switches in the novel configuration is called new pulse width modulation, or NPWM. A seven level inverter only needs three carrier waves to produce three switching pulses for gating signals. The proposed configuration of a 7 level inverter required only eight numbers of switches. Hence, a modified digital pulse width modulation method is developed to fire the signals in proposed configuration.

Sections below are where the remainder of the paper is organised. Compressed with the suggested inverter setup is Section II. Section III provides a detailed explanation of the suggested configuration's operation. In Section IV, a new digital PWM approach is given. In Section-V, the findings are clarified and addressed. Section VI condenses the conclusion. An index of references is given at the conclusion of the document..

II. PROPOSED TOPOLOGY

Fig. 1 shows the suggested topology of a 7 level inverter, which requires just 8 switches and 3 power sources. In this design, three voltage sources for each $V_{DC}/3$ have been taken into consideration. On the load side, a single H-Bridge is utilised by connecting four switches, which are utilised to convert DC to AC. A pattern is constructed that is listed in Table 1 in order to turn on the devices. By using the switches in accordance with Table 1, the voltage levels of 0, $V_{DC}/3$, V_{DC} , $2V_{DC}/3$, $-V_{DC}/3$, $-V_{DC}$, and $-2V_{DC}/3$ can be obtained.




Fig. 1: Proposed topology of a 7 level inverter.

Table-1: Pattern for pulses.

Voltage level.	Sequence of pulses.							
	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈
0	0	0	0	0	1	1	0	0
$3V_{DC}$	1	0	0	1	1	0	1	0
$2V_{DC}$	0	1	0	1	1	0	1	0
V_{DC}	0	1	1	0	1	0	1	0
$-V_{DC}$	0	1	0	0	0	1	0	1
$-2V_{DC}$	0	1	0	1	0	1	0	1
$-3V_{DC}$	1	0	0	1	0	1	0	1

III. CIRCUIT OPERATION

This section presents the suggested topology's circuit operation. The diagrams below illustrate the path taken by current through switches at various stages.

Fig. 2 depicts the current flow for zero voltage, or zero level. There will be zero voltage across the load if switched ON both switches S_5 and S_6 .




Fig. 3. Current path of zero voltage.

When switches S_7 , S_2 , S_3 , & S_5 are ON, $V_{DC}/3$ level for voltage will appear at the load as shown in Fig. 3.




Fig. 3: Voltage level for ' $V_{DC}/3$ '.

In order to achieve the level of $2V_{DC}/3$ voltage, switches S_7 , S_2 , S_4 , & S_5 are ON as the current path depicted in Fig. 4. Fig. 5 depicted the current path for the level V_{DC} when switches S_1 , S_4 , S_5 , & S_7 need to be ON. The voltage level for the voltage ' $-V_{DC}/3$ ' is achieved by ON state of switches S_2 , S_3 , S_6 , and S_8 and shown in Fig. 6.




Fig. 4: Level ' $2V_{DC}/3$ ' of voltage.




Fig. 5: Voltage level ' V_{DC} '.




Fig. 6: Voltage level for ' $-V_{DC}/3$ '.

The current path of the Fig. 8 is depicted to obtain the level ' $-2V_{DC}/3$ ' by switching ON switches S_2 , S_4 , S_6 , and S_8 .




Fig. 7: Level of ' $-2V_{DC}/3$ '.

In order to obtain ' $-V_{DC}$ ' level, the switching sequence S_1 , S_4 , S_6 , and S_8 must be ON as shown in Fig. 8.




Fig. 8: '-V_{DC}' level of voltage.

IV. DIGITAL PWM METHOD

In order to obtain the 7 level output with a proper sequence of switching pulses as mentioned in above, the switching stages are listed in table-2. A digital PWM using logic gates is considered in this paper to produce proper switching sequence. There are three carrier signals of A, B, C considered. The proper generation of pulses is depicted in Fig. 9.

Table-2: Switching notation.

Switch	Pulse.
S ₁	C
S ₂	$\overline{A}\overline{C}$
S ₃	$A\overline{B}$
S ₄	B
S ₅	$\overline{A}\overline{D} + D$
S ₆	$\overline{D} + \overline{A}D$
S ₇	AD
S ₈	$A\overline{D}$




Fig. 9: Digital .PWM process.

V. RESULTS AND DISCUSSIONS

In this work, real-time simulators (RTS) are used to enhance the system's performance under various conditions. In the lab, RTS modules such as OPAL-RT devices are used for HIL configuration. To get hands-on experience testing proposed sophisticated controllers, HIL is developed using two OPAL-RT modules.




Fig. 10: HIL setup for results.

Only resistive type loads are taken into consideration in order to clearly explain data about a seven level representation. Figure 11 displays the phase voltage along with the average sinusoidal wave. Similarly, Fig. 12 shows

line to line voltage. Figures 13 and 14 display the corresponding THD of current and voltage, respectively..




Fig. 11: Phase voltage of an inverter with seven levels.




Fig. 12: line to line voltage of a seven level inverter.

In general loads are incorporated at load bus and the LC filter will be connected between inverter and load bus, hence the harmonics will be further reduced.




Fig. 13: THD of line current.




Fig. 14: THD of a line voltage.

VI. CONCLUSIONS

Using fewer power sources, this study provides a seven-level inverter architecture. To generate a suitable pulse sequence, a new configuration is created and simulated using the DPWM technique. A resistive type load is considered when analysing the data at the load bus. The average sinusoidal waveform of the load bus's phase and line-to-line voltages is presented beside them for better understanding. The THD spectrum for a line-to-line voltage and current is shown in this paper. HIL offers useful results and is established by the use of OPAL-RT devices. The recommended configuration is commonly employed to incorporate the inverter into any multilayer inverters that are presently in operation.

References:

- [1] K. Jia, Z. Yang, Y. Fang, T. Bi and M. Sumner, "Influence of Inverter-Interfaced Renewable Energy Generators on Directional Relay and an Improved Scheme," *in IEEE Transactions on Power Electronics*, vol. 34, no. 12, pp. 11843-11855, Dec. 2019.
- [2] Subhranshu Sekhar Pati, Aurobindo Behera, Tapas Kumar Panigrahi, "Plug in electric vehicle based multi-area renewable energy system for Automatic Generation Control" *International Journal of Renewable Energy Research (IJRER)*, Vol.10, No.1, March, 2020, pp:871-891.
- [3] W. Yi, Y. Zhang, Z. Zhao and Y. Huang, "Multiobjective Robust Scheduling for Smart Distribution Grids: Considering Renewable Energy and Demand Response Uncertainty," *in IEEE Access*, vol. 6, pp. 45715-45724, 2018.
- [4] nath Naidu, B. Amar, S. Anil Kumar, and G. Srinivasa Reddy. "Voltage based P&O algorithm for maximum power point tracking using labview." *Innovative Systems Design and Engineering* 7 (2016): 12-16.
- [5] Kumar, Sambugari Anil, and K. Jitendra Goud. "Power loss reduction in radial distribution system by using plant growth simulation algorithm." *Power* 3, no. 1 (2012).
- [6] R. Singh, P. Nigam, and K. Thakre, "Minimization of the circuit components with modified cascaded multilevel inverter topology," *International Journal of Applied Power Engineering*, vol. 13, no. 4, p. 798, Oct. 2024, doi: 10.11591/ijape.v13.i4.pp798-807.
- [7] Kumar, S., and D. Vanurappa. "Voltage Dip mitigation in Distribution System by Using D-Statcom." *J. Energy Technol. Policy* 1, no. 1 (2011): 20-31.
- [8] M. Perarasi, A. R V, A. Kumar N, P. Whitin, S. S. P, and B. Sarala, "Analysis of New Multilevel Inverter with Reduced Switched

- Components,” pp. 490–495, Oct. 2024, doi: 10.1109/ismac61858.2024.10714860.
- [9] J. Venkataramanaiah, G. Yadav, J. Balaji, and Y. Suresh, “A new method for selecting optimum levels in asymmetric Cascaded H-Bridge-Multilevel Inverter with variable DC sources,” *International Journal of Circuit Theory and Applications*, Jun. 2024, doi: 10.1002/cta.4061.
- [10] A. Seifi, S.-H. Hosseini, M. T. Hagh, and M. Hosseinpour, “A New Multilevel Inverter with Limited Switching Devices and DC Sources,” pp. 1–6, Feb. 2024, doi: 10.1109/ictm60690.2024.10631895.
- [11] Deepak, Karanam, Mandal, Rajib Kumar and Verma, Vimlesh. “Novel Aggregated Controller of Wind and PV based GridConnected Charging Station for Electric Vehicle” *International Journal of Power Electronics and Drive Systems (IJPEDS)*, Vol. 14, No. 4, December 2023, pp. 2319–2327, ISSN: 2088-8694, DOI: 10.11591/ijpeds.v14.i4.pp2319-2327.
- [11] Y. Hazarathaiiah, K. Deepak, S. M. Eliyaz, R. R. Babu, T. S. Kumar and B. N. K. Reddy, “ANN Controllers Integrated H_{∞} Control of Grid Connected Single Stage PV System with WOA for MPPT,” 2023 3rd International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), Bengaluru, India, 2023, pp. 1512–1518, doi: 10.1109/ICIMIA60377.2023.10426316.
- [12] K. Deepak, Y. Hazarathaiiah, A. D. Dheeraj, K. A. Kumar, C. M. Ashraf and G. M. Sudhan, “Improvement of Power Quality in Grid Connected Hybrid Wind-PV-Battery based Microgrid with LSTM,” 2023 First International Conference on Advances in Electrical, Electronics and Computational Intelligence (ICAEECI), Tiruchengode, India, 2023, pp. 1–7, doi: 10.1109/ICAEECI58247.2023.10370967.
- [13] A. Seifi, A. Nadermohammadi, S.-H. Hosseini, M. T. Hagh, and M. Hosseinpour, “A New Structure of Symmetric/Asymmetric Single Phase Multilevel Inverter to Reduce the Number of Switches and Total Blocking Voltage,” pp. 1–6, Feb. 2024, doi: 10.1109/ictm60690.2024.10631908.
- [14] P. K. Kar *et al.*, “A Novel Reduced Component High Boost Multilevel Inverter,” *IEEE Access*, p. 1, Jan. 2024, doi: 10.1109/access.2024.3450720.
- [15] A. Seifi, S. H. Hosseini, M. T. Hagh, and M. Hosseinpour, “A new submodule-based generalized multilevel inverter topology with reduced switches and DC sources,” *International Journal of Circuit Theory and Applications*, Feb. 2024, doi: 10.1002/cta.3970.
- [16] U. Patel, S. K. Chauhan, and P. N. Tekwani, “A Novel Multilevel Inverter Topology Producing 9-Level to 17-Level Voltage with Reduced Switch Count,” Dec. 2023, doi: 10.1109/etfg55873.2023.10407807.
- [17] “Design and Analysis of a Novel Multi-Level Inverter Topology Using DC Sources,” *International Review of Electrical Engineering-iree*, Jun. 2023, doi: 10.15866/iree.v18i3.22556.
- [18] K. Raju and V. K., “Reduced Switch Components Multilevel Inverter,” pp. 1–4, Jun. 2023, doi: 10.1109/icepe57949.2023.10201563.
- [19] K. Deepak, M. B. Lakshmi, P. Riyaz, B. Veerendra singh, A. Sathish and v. s. Kumar, “A Novel Method of Current Fed Dual Bridge DC to DC Converter with ZVS,” 2023 International Conference on Innovative Data Communication Technologies and Application (ICIDCA), Uttarakhand, India, 2023, pp. 941–946, doi: 10.1109/ICIDCA56705.2023.10100212.
- [20] U. Chaithanya, K. Deepak, D. Besta, M. Khatoon, M. Samyuktha and P. Mounisha, “A Novel Control of DC to DC Converter for Renewable Energy Sources,” 2023 International Conference on Innovative Data Communication Technologies and Application (ICIDCA), Uttarakhand, India, 2023, pp. 947–953, doi: 10.1109/ICIDCA56705.2023.10099786.